

Features

Single-supply operation: 2.7 V to 6 V

High output current: ±250 mA

Low supply current: 750 μA/amplifier

Wide bandwidth: 3 MHz

Slew rate: 5 V/μs

• No phase reversal

Low input currents

Unity gain stable

Rail-to-rail input and output

Application

- Multimedia audio
- LCD drivers
- ASIC input or output amplifiers
- Headphone drivers

Description

The CBM8531, CBM8532, and CBM8534 are single, dual, and quad rail-to-rail input/output single-supply amplifiers featuring 250mA output drive current. This high output current makes these amplifiers excellent for driving either resistive or capacitive loads. AC performance is very good with 3 MHz bandwidth,5 V/µs slew rate, and low distortion. All are guaranteed to operate from a 3 V single supply as well as a 5 V supply.

The very low input bias currents enable the CBM853X to be used for integrators, diode amplification, and other applications requiring low input bias current. Supply current is only 750 μ A per amplifier at 5 V, allowing low current applications to control high current loads.

Applications include audio amplification for computers, sound ports, sound cards, and set-top boxes. The CBM853X family is very stable, and it is capable of driving heavy capacitive loads such as those found in LCDs.

The ability to swing rail-to-rail at the inputs and outputs enables designers to buffer CMOS DACs, ASICs, or other wide output swing devices in single-supply systems.

The CBM8531/CBM8532/CBM8534 are specified over the extended industrial temperature range (-40°C to +85°C). The CBM8531 is available in 8-lead SOIC, 5-lead SC70, and 5-lead SOT-23 packages. The CBM8532 is available in 8-lead SOIC, 8-lead MSOP, and 8-lead TSSOP surface-mount packages. The CBM8534 is available in narrow 14-lead SOIC and 14-lead TSSOP surface-mount packages.



Catalog

Features	1
Application	1
Description	1
Catalog	2
Pin Configurations	3
Pin Descriptions	3
Specifications-Electrical Characteristics	6
Absolute Maximum Ratings	9
Thermal Resistance	9
Typical Performance Characteristics	10
Theory Of Operation	15
Short-Circuit Protection	16
Power Dissipation	17
Applications Information	23
Package Outline Dimensions	30
SC70-5	30
SOT23-5	31
SOP-8	32
MSOP-8	33
TSSOP-8	34
TSSOP-14	35
SOP-14	36
Package/Ordering Information	37



Pin Configurations




Figure 1. 5-Lead SC70 and 5-Lead SOT-23 (KS and RJ Suffixes)




Figure 2. 8-Lead SOP (R Suffix)




Figure 3. 8-Lead SOP8-Lead TSSOP-8 and 8-Lead MSOP (R, RU, and RM Suffixes)




Figure 4. 14-Lead SOP and 14-Lead TSSOP (R and RU Suffixes)

Pin Descriptions

PIN_N	SYMBOL SOT23和SC70-5 (CBM8531)	1/0	NAME AND FUNCTION
1	OUTA	0	Output A
2	V-		Negative power supply
3	+INA	I	None inverting input
4	-INA	I	inverting input
5	V+		Positive power supply
PIN_N	SYMBOL SOP (CBM8531)	1/0	NAME AND FUNCTION
1	NC		No Connect



2	-INA	I	inverting input A
3	+INA	I	None inverting input A
4	V-		Negative power supply
5	NC		No Connect
6	OUTA	0	Output A
7	V+		Positive power supply
8	NC		No Connect
PIN_N	SYMBOL SOP-8, TSSOP-8,MSOP-8 (CBM8532)	1/0	NAME AND FUNCTION
1	OUTA	0	Output A
2	-INA	I	inverting input A
3	+INA	I	None inverting input A
4	V-		Negative power supply
5	+INB	I	None inverting input B
6	-INB	I	inverting input B
7	OUTB	0	Output B
8	V+		Positive power supply
PIN N	SYMBOL SOP-14,TSSOP-14 (CBM8534)	I/O	NAME AND FUNCTION
1	OUTA	0	Output A
2	-INA	I	inverting input A
3	+INA	I	None inverting input A
4	V+		Positive power supply
5	+INB	I	None inverting input B
6	-INB	I	inverting input B
7	OUTB	0	Output B
8	OUTC	0	Output C
9	-INC	I	inverting input C
10	+INC	I	None inverting input C
11	V-		Negative power supply
12	+IND	I	None inverting input D



OPERATION INSTRUCTION

13	-IND	I	inverting input D
14	OUTD	0	Output D



Specifications-Electrical Characteristics

 V_S =3.0V, V_{CM} =1.5V, T_A =25°C, unless otherwise noted.

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
INPUT CHARACTERISTICS						
Offset Voltage	V _{OS}				25	mV
		-40°C ≤ T _A ≤ +85°C			30	mV
Input Bias Current	I _B			5	50	pA
		-40°C ≤ T _A ≤ +85°C			60	pA
Input Offset Current	los			1	25	pА
		-40°C ≤ T _A ≤ +85°C			30	pA
Input Voltage Range			0		3	V
Common-Mode Rejection Ratio	CMRR	V _{CM} =0V to 3V	38	45		dB
Large Signal Voltage Gain	A _{VO}	$R_L = 2k\Omega$, $V_O = 0.5V$ to 2.5V		25		V/mV
Offset Voltage Drift	$\Delta V_{OS}/\Delta_T$			20		μV/°C
Bias Current Drift	$\Delta_{\text{IB}}/\Delta_{\text{T}}$			50		fA/°C
Offset Current Drift	$\Delta_{\text{IOS}}/\Delta_{\text{T}}$			20		fA/°C
OUTPUT CHARACTERISTICS	'					
Output Voltage High	V _{OH}	I _L = 10mA	2.85	2.92		V
		-40°C ≤ T _A ≤ +85°C	2.8			V
Output Voltage Low	V _{OL}	I _L = 10mA		60	100	mV
		-40°C ≤ T _A ≤ +85°C			125	mV
Output Current	I _{OUT}			±250		mA
Closed-Loop Output Impedance	Z _{OUT}	f = 1MHz, A _V = 1		60		Ω
POWER SUPPLY						
Power Supply Rejection Ratio	PSRR	V _s = 3 V to 6 V	45	55		dB
Supply Current/Amplifier	I _{SY}	V _O = 0 V		0.70	1	mA
		-40°C ≤ T _A ≤ +85°C			2.5	mA
DYNA PEMIC RFORMANCE						
Slew Rate	SR	$R_L = 2 k\Omega$		3.5		V/µs
Settling Time	Ts	To 0.01%		1.6		μs
Gain Bandwidth Product	GBP			2.2		MHz



Phase Margin	фо		70	Degrees
Channel Separation	CS	$f = 1kHz, R_L = 2k\Omega$	65	dB
NOISE PERFORMANCE				
Voltage Noise Density	e n	f = 1kHz	45	nV/\sqrt{Hz}
		f = 10kHz	30	nV/\sqrt{Hz}
Current Noise Density	İn	f = 1kHz	0.05	pA/\sqrt{Hz}

V_S = 5.0V, V_{CM} = 2.5V, T_A = 25°C, unless otherwise noted.

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
INPUT CHARACTERISTICS						
Offset Voltage	Vos				25	mV
		-40°C ≤ T _A ≤ +85°C			30	mV
Input Bias Current	I _B			5	50	рА
		-40°C ≤ T _A ≤ +85°C			60	рА
Input Offset Current	I _{os}			1	25	рА
		-40°C ≤ T _A ≤ +85°C			30	рА
Input Voltage Range			0		5	V
Common-Mode Rejection Ratio	CMRR	V _{CM} = 0V to 5V	38	47		dB
Large Signal Voltage Gain	A _{VO}	$R_L=2k\Omega$, $V_O=0.5V$ to 4.5V	15	80		V/mV
Offset Voltage Drift	$\Delta V_{OS}/\Delta_T$	-40°C ≤ T _A ≤ +85°C		20		μV/°C
Bias Current Drift	$\Delta_{\text{IB}}/\Delta_{\text{T}}$			50		fA/°C
Offset Current Drift	Δ_{IOS}/Δ_{T}			20		fA/°C
OUTPUT CHARACTERISTICS						
Output Voltage High	V _{OH}	I _L = 10mA	4.9	4.49		V
		-40°C ≤ T _A ≤ +85°C	4.85			V
Output Voltage Low	V _{OL}	I _L = 10mA		50	100	mV
		-40°C ≤ T _A ≤ +85°C			125	mV
Output Current	I _{OUT}			±250		mA
Closed-Loop Output Impedance	Z _{OUT}	f = 1MHz, A _V = 1		40		Ω
POWER SUPPLY						
Power Supply Rejection Ratio	PSRR	V _S = 3V to 6V	45	55		dB
Supply Current/Amplifier	I _{SY}	V _O = 0V		0.75	1.25	mA
		-40°C ≤ T _A ≤ +85°C			1.75	mA





DYNA PEMIC RFORMANCE						
Slew Rate	SR	$R_L = 2 k\Omega$		5		V/µs
Settling Time	T _S	1% distortion		350		μs
Gain Bandwidth Product	GBP	To 0.01%		1.4		MHz
Phase Margin	фо			3		Degrees
Channel Separation	CS			70		dB
NOISE PERFORMANCE						
Voltage Noise Density	en	f = 1 kHz		45		nV/\sqrt{Hz}
		f = 10 kHz		30		nV/\sqrt{Hz}
Current Noise Density	İn	f = 1 kHz		0.05		pA/\sqrt{Hz}



Absolute Maximum Ratings

Parameter	Rating	Parameter	Rating
Supply Voltage (VS)	7V	Operating Temperature Range	−40°C to +85°C
Input Voltage	GND to V _S	Junction Temperature Range	-65℃ to +150℃
Differential Input Voltage1	±6 V	Lead Temperature (Soldering,60 sec)	300℃
Storage Temperature Range	-65℃ to +150℃		

Thermal Resistance

 θ_{JA} is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

Package Type	θ _{JA}	θ,ς	Unit
5-Lead SC70 (KS)	376	126	°C/W
5-Lead SOT-23 (RJ)	230	146	°C/W
8-Lead SOIC (R)	158	43	°C/W
8-Lead MSOP (RM)	210	45	°C/W
8-Lead TSSOP (RU	240	43	°C/W
14-Lead SOIC (R)	120	36	°C/W
14-Lead TSSOP (RU)	240	43	°C/W



ESD SENSIVIVITY CAUTION

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

¹ For supplies less than 6 V, the differential input voltage is equal to $\pm V_s$.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.




Figure 5. Output Voltage vs. Load, $V_S = \pm 2.5V$, R_{LOAD} Is Connected to GND (0 V)



Typical Performance Characteristics




Figure 6. Input Offset Voltage Distribution Figure




Figure 8. Input Offset Voltage vs. Temperature Figure







Figure 10. Input Bias Current vs. Common-Mode Voltage Figure



7. Input Offset Voltage Distribution




9. Input Bias Current vs. Temperature



11. Input Offset Current vs. Temperature






1000 V_S = 5V T_A = 25°C SOURCE SINK


100
0.01
0.001
0.001
0.01
1 1 10 100
LOAD CURRENT (mA)

Figure 12. Output Voltage to Supply Rail vs. Load Current Figure

13. Output Voltage to Supply Rail vs. Load Current


Vs = 5V
RL = NO LOAD





14. Open-Loop Gain and Phase Shift vs. Figure Frequency

15. Open-Loop Gain and Phase Shift vs. Figure Frequency






Figure 16. Closed-Loop Output Swing vs.
Frequency Figure

17. Closed-Loop Output Swing vs. Frequency






Figure 18. Closed-Loop Output Impedance vs. Figure Frequency




Figure 20. Voltage Noise Density vs. Figure Frequency (10 kHz)







Figure 22. Common-Mode Rejection vs. Frequency Figure



19. Voltage Noise Density vs. Frequency (1kHz)



21. Current Noise Density vs. Frequency



23. Power Supply Rejection vs. Frequency






Figure 24. Power Supply Rejection vs. Frequency Figure




Figure 26. Small Signal Overshoot vs. Load Capacitance Figure







Figure 28. Small Signal Overshoot vs. Load Capacitance



25. Small Signal Overshoot vs. Load Capacitance



27. Small Signal Overshoot vs. Load Capacitance



29. Supply Current per Amplifier vs. Figure Temperature






Figure 30. Supply Current per Amplifier vs. Supply Voltage Figure

SUPPLY VOLTAGE (±V)




Figure 32. Small Signal Transient Response





Figure 34. Large Signal Transient Response Figure



31. Small Signal Transient Response





Figure 33. Large Signal Transient Response



35. No Phase Reversal



Theory Of Operation

The CBM8531/CBM8532/CBM8534 are all CMOS, high output current drive, rail-to-rail input/output operational amplifiers. Their high output current drive and stability with heavy capacitive loads make the CBM8531/CBM8532/CBM8534 excellent choices as drive amplifiers for LCD panels.

Figure 36 illustrates a simplified equivalent circuit for the CBM8531/CBM8532/CBM8534. Like many rail-to-rail input amplifier configurations, it comprises two differential pairs, one N-channel (M1 to M2) and one P-channel (M3 to M4). These differential pairs are biased by 50 µA current sources, each with a compliance limit of approximately 0.5 V from either supply voltage rail. The differential input voltage is then converted into a pair of differential output currents. These differential output currents are then combined in a compound folded-cascade second gain stage (M5 to M9). The outputs of the second gain stage at M8 and M9 provide the gate voltage drive to the rail-to-rail output stage. Additional signal current recombination for the output stage is achieved using M11 to M14.

To achieve rail-to-rail output swings, the CBM8531/CBM8532/ CBM8534 design employs a complementary, common source output stage (M15 to M16). However, the output voltage swing is directly dependent on the load current because the difference between the output voltage and the supply is determined by the CBM8531/CBM8532/CBM8534' s output transistors on channel resistance (see Figure 12 and Figure 13). The output stage also exhibits voltage gain by virtue of the use of common source amplifiers; as a result, the voltage gain of the output stage (thus, the open-loop gain of the device) exhibits a strong dependence on the total load resistance at the output of the CBM8531/ CBM8532/CBM8534.






Figure 36. Simplified Equivalent Circuit

Short-Circuit Protection

As a result of the design of the output stage for the maximum load current capability, the CBM8531/CBM8532/CBM8534 do not have any internal short-circuit protection circuitry. Direct connection of the output of the CBM8531/CBM8532/CBM8534 to the positive supply in single-supply applications destroys the device. In applications where some protection is needed, but not at the expense of reduced output voltage headroom, a low value resistor in series with the output, as shown in Figure 37, can be used. The resistor, connected within the feedback loop of the amplifier, has very little effect on the performance of the amplifier other than limiting the maximum available output voltage swing. For single 5 V supply applications, resistors less than $20~\Omega$ are not recommended.






Figure 37. Output Short-Circuit Protection

Power Dissipation

Although the CBM8531/CBM8532/CBM8534 are capable of providing load currents to 250 mA, the usable output load current drive capability is limited to the maximum power dissipation allowed by the device package used. In any application, the absolute maximum junction temperature for the CBM8531/CBM8532/CBM8534 is 150°C. The maximum junction temperature should never be exceeded because the device could suffer premature failure. Accurately measuring power dissipation of an integrated circuit is not always a straightforward exercise; therefore, Figure 38 is provided as a design aid for either setting a safe output current drive level or selecting a heat sink for the package options available on the CBM8531/CBM8532/CBM8534.






Figure 38. Maximum Power Dissipation vs. Ambient Temperature T_J

The thermal resistance curves were determined using the CBM8531/CBM8532/CBM8534 thermal resistance data for each package and a maximum junction temperature of 150°C. The following formula can be used to calculate the internal junction temperature of the CBM8531/CBM8532/CBM8534 for any application:

$$T_J = P_{DISS} \times \theta_{JA} + T_A$$

where:

 T_J is the junction temperature. P_{DISS} is the power dissipation.

 θ_{JA} is the package thermal resistance, junction-to-case.

T_A is the ambient temperature of the circuit.

To calculate the power dissipated by the CBM8531/CBM8532/ CBM8534, the following equation can be used:

 $P_{DISS} = I_{LOAD} \times (V_S - V_{OUT})$

where:

I_{LOAD} is the output load current.

V_S is the supply voltage.

V_{OUT} is the output voltage.

The quantity within the parentheses is the maximum voltage developed across either output transistor. As an additional design aid in calculating available load current from the CBM8531/CBM8532/CBM8534, Figure 5 illustrates the output voltage of the CBM8531/CBM8532/CBM8534 as a function of load resistance.

POWER CALCULATIONS FOR VARYING OR UNKNOWN LOADS

Often, calculating power dissipated by an integrated circuit to determine if the device is being operated in a safe range is not as simple as it may seem. In many cases, power cannot be directly measured, which may be the result of irregular output waveforms or varying loads; indirect methods of measuring power are required.

There are two methods to calculate power dissipated by an integrated circuit. The first can be done by measuring the package temperature and the board temperature, and the other is to directly measure the supply current of the circuit.

CALCULATING POWER BY MEASURING AMBIENT AND CASE TEMPERATURE

Given the two equations for calculating junction temperature

$$T_J = T_A + P_{DISS} \theta_{JA}$$

where:



 T_J is the junction temperature. T_A is the ambient temperature.

 θ_{JA} is the junction to ambient thermal resistance.

$$T_J = T_C + P_{DISS} \theta_{JA}$$

where:

 T_C is the case temperature.

 θ_{JA} and θ_{JC} are given in the data sheet.

The two equations can be solved for P (power) $T_A + P_{DISS}\theta_{JA} = T_C + P\theta_{JC}$

$$P_{DISS} = (T_A - T_C)/(\theta_{JC} - \theta_{JA})$$

Once power is determined, it is necessary to go back and calculate the junction temperature to ensure that it has not been exceeded.

The temperature measurements should be directly on the package and on a spot on the board that is near the package but not touching it. Measuring the package could be difficult. A very small bimetallic junction glued to the package can be used, or measurement can be done using an infrared sensing device if the spot size is small enough.

CALCULATING POWER BY MEASURING SUPPLY CURRENT

Power can be calculated directly, knowing the supply voltage and current. However, supply current may have a dc component with a pulse into a capacitive load, which can make rms current very difficult to calculate. It can be overcome by lifting the supply pin and inserting an rms current meter into the circuit. For this to work, be sure the current is being delivered by the supply pin being measured. This is usually a good method in a single-supply system; however, if the system uses dual supplies, both supplies may need to be monitored.

INPUT OVERVOLTAGE PROTECTION

As with any semiconductor device, whenever the condition exists for the input to exceed either supply voltage, the input overvoltage characteristic of the device must be considered. When an overvoltage occurs, the amplifier can be damaged, depending on the magnitude of the applied voltage and the magnitude of the fault current. Although not shown here, when the input voltage exceeds either supply by more than 0.6V, pn junctions internal to the CBM8531/CBM8532/CBM8534 energize, allowing current to flow from the input to the supplies. As illustrated in the simplified equivalent input circuit (see Figure 36), the CBM8531/CBM8532/CBM8534 do not have any internal current limiting resistors; therefore, fault currents can quickly rise to damaging levels.

This input current is not inherently damaging to the device, as long as it is limited to 5 mA or less. For the CBM8531/CBM8532/ CBM8534, once the input voltage exceeds the supply by more than



0.6 V, the input current quickly exceeds 5 mA. If this condition continues to exist, an external series resistor should be added. The size of the resistor is calculated by dividing the maximum overvoltage by 5 mA. For example, if the input voltage could reach 10 V, the external resistor should be $(10 \text{ V/5 mA}) = 2 \text{ k}\Omega$.

This resistance should be placed in series with either or both inputs if they are exposed to an overvoltage condition.

OUTPUT PHASE REVERSAL

Some operational amplifiers designed for single-supply operation exhibit an output voltage phase reversal when their inputs are driven beyond their useful common-mode range. The CBM8531/ CBM8532/CBM8534 are free from reasonable input voltage range restrictions, provided that input voltages no greater than the supply voltage rails are applied. Although the output of the device does not change phase, large currents can flow through internal junctions to the supply rails, which was described in the Input Overvoltage Protection section. Without limit, these fault currents can easily destroy the amplifier. The technique recommended in the Input Overvoltage Protection section should therefore be applied in those applications where the possibility of input voltages exceeding the supply voltages exists.

CAPACITIVE LOAD DRIVE

The CBM8531/CBM8532/CBM8534 exhibit excellent capacitive load driving capabilities. They can drive up to 10 nF directly, as shown in Figure 25 through Figure 28. However, even though the device is stable, a capacitive load does not come without a penalty in bandwidth. As shown in Figure 39, the bandwidth is reduced to less than 1 MHz for loads greater than 10 nF. A snubber network on the output does not increase the bandwidth, but it does significantly reduce the amount of overshoot for a given capacitive load. A snubber consists of a series RC network (RS, CS), as shown in Figure 40, connected from the output of the device to ground. This network operates in parallel with the load capacitor, CL, to provide phase lag compensation. The actual value of the resistor and capacitor is best determined empirically.






Figure 39. Unity-Gain Bandwidth vs. Capacitive Load




Figure 40. Snubber Network Compensates for Capacitive Loads



The first step is to determine the value of the resistor, RS. A good starting value is 100 Ω . This value is reduced until the small signal transient response is optimized. Next, CS is determined; 10 μ F is a good starting point. This value is reduced to the smallest value for acceptable performance (typically, 1 μ F). For the case of a 47 nF load capacitor on the CBM8531/CBM8532/CBM8534, the optimal snubber network is 5Ω in series with 1 μ F. The benefit is immediately apparent, as seen in Figure 41. The top trace was taken with a 47nF load, and the bottom trace was taken with the 5 Ω in series with a 1 μ F snubber network in place. The amount of overshoot and ringing is dramatically reduced. Table 5 illustrates a few sample snubber networks for large load capacitors.

Snubber Networks for Large Capacitive Loads

Load Capacitance(C _L)	Snubber Network(R _s , C _s)
0.47 nF	300 Ω, 0.1μF
4.7 nF	30 Ω, 1μF
47 nF	5 Ω, 1μF




Figure 41. Overshoot and Ringing Are Reduced by Adding a Snubber Network in Parallel with the 47 nF Load



Applications Information

HIGH OUTPUT CURRENT, BUFFERED REFERENCE/REGULATOR

Many applications require stable voltage outputs relatively close in potential to an unregulated input source. This low dropout type of reference/regulator is readily implemented with a rail-to-rail output op amp and is particularly useful when using a higher current device, such as the CBM8531/CBM8532/CBM8534. A typical example is the 3.3V or 4.5V reference voltage developed from a 5V system source. Generating these voltages requires a three terminal reference, such as the REF196 (3.3V) or the REF194 (4.5V), both of which feature low power, with sourcing outputs of 30 mA or less. Figure 42 shows how such a reference can be outfitted with an CBM8531/CBM8532/CBM8534 buffer for higher currents and/or voltage levels, plus sink and source load capability.




Figure 42. High Output Current Reference/Regulator



The low dropout performance of this circuit is provided by stage U2, an CBM8531 connected as a follower/buffer for the basic reference voltage produced by U1. The low voltage saturation characteristic of the CBM8531/CBM8532/CBM8534 allows up to 100mA of load current in the illustrated use, as a 5V to 3.3V converter with good dc accuracy. In fact, the dc output voltage change for a 100mA load current delta measures less than 1mV. This corresponds to an equivalent output impedance of < 0.01 Ω . In this application, the stable 3.3 V from U1 is applied to U2 through a noise filter, R1 to C1. U2 replicates the U1 voltage within a few millivolts, but at a higher current output at V_{OUT1} , with the ability to both sink and source output current(s), unlike most IC references. R2 and C2 in the feedback path of U2 provide additional noise filtering.

Transient performance of the reference/regulator for a 100mA step change in load current is also quite good and is largely determined by the R5 to C5 output network. With values as shown, the transient is about 20mV peak and settles to within 2mV in less than 10µs for either polarity. Although room exists for optimizing the transient response, any changes to the R5 to C5 network should be verified by experiment to preclude the possibility of excessive ringing with some capacitor types.

To scale V_{OUT2} to another (higher) output level, the optional resistor R3 (shown dotted in Figure 42) is added, causing the new V_{OUT1} to become

$$V_{OUT1} = V_{OUT2} \times (1 + \frac{R2}{Rt})$$

The circuit can either be used as shown, as a 5 V to 3.3 V reference/regulator, or with on/off control. By driving Pin 3 of U1 with a logic control signal as noted, the output is switched on/off. Note that when on/off control is used, R4 must be used with U1 to speed on/off switching.

SINGLE-SUPPLY, BALANCED LINE DRIVER

The circuit in Figure 43 is a unique line driver circuit topology used in professional audio applications. It was modified for automotive and multimedia audio applications. On a single 5 V supply, the line driver exhibits less than 0.7% distortion into a 600Ω load from 20Hz to 15kHz (not shown) with an input signal level of 4Vp-p. In fact, the output drive capability of the CBM8531/CBM8532/CBM8534 maintains this level for loads as small as 32Ω . For input signals less than 1Vp-p, the THD is less than 0.1%, regardless of load. The design is a transformer-less, balanced transmission system where output common-mode rejection of noise is of paramount importance. As with the transformer-based system, either output can be shorted to ground for unbalanced line driver applications without changing the circuit gain of 1. Other circuit gains can



be set according to the equation in the diagram. This allows the design to be easily configured for inverting, non inverting, or differential operation.




Figure 43. Single-Supply, Balanced Line Driver for Multimedia and Automotive Applications

SINGLE-SUPPLY HEADPHONE AMPLIFIER

Because of its speed and large output drive, the CBM8531/ CBM8532/CBM8534 make an excellent headphone driver, as illustrated in Figure 44. Its low supply operation and rail-to-rail inputs and outputs give a maximum signal swing on a single 5V supply. To ensure maximum signal swing available to drive the headphone, the amplifier inputs are biased to V+/2, which in this case is 2.5V. The $100k\Omega$ resistor to the positive supply is equally split into two $50k\Omega$ resistors, with their common point bypassed by $10\mu F$ to prevent power supply noise from contaminating the audio signal.



The audio signal is then ac-coupled to each input through a $10\mu F$ capacitor. A large value is needed to ensure that the 20 Hz audio information is not blocked. If the input already has the proper dc bias, the ac coupling and biasing resistors are not required. A $270\mu F$ capacitor is used at the output to couple the amplifier to the headphone. This value is much larger than that used for the input because of the low impedance of the head-phones, which can range from 32Ω to 600Ω . An additional 16Ω resistor is used in series with the output capacitor to protect the output stage of the op amp by limiting the capacitor discharge current. When driving a 48Ω load, the circuit exhibits less than 0.3% THD+N at output drive levels of 4Vp-p.




Figure 44. Single-Supply, Stereo Headphone Driver

SINGLE-SUPPLY, 2-WAY LOUDSPEAKER CROSSOVER NETWORK

Active filters are useful in loudspeaker crossover networks because of small size, relative freedom from parasitic effects, the ease of controlling low/high channel drive, and the controlled driver damping provided by a dedicated amplifier. Both Sallen-Key (SK) and multiple-feedback (MFB)



filter architectures are useful in implementing active crossover networks. The circuit shown in Figure 45 is a single-supply, 2-way active crossover that combines the advantages of both filter to pologies.

This active crossover exhibits less than 0.4% THD+N at output levels of 1.4V rms using general-purpose, unity-gain HP/LP stages.

In this 2-way example, the LO signal is a dc-to-500Hz LP woofer output, and the HI signal is the HP (>500Hz) tweeter output. U1B forms an LP section at 500Hz, while U1A provides an HP section, covering frequencies \geq 500Hz.




Figure 45. A Single-Supply, 2-Way Active Crossover



The crossover example frequency of 500Hz can be shifted lower or higher by frequency scaling of either resistors or capacitors. In configuring the circuit for other frequencies, complementary LP/HP action must be maintained between sections, and component values within the sections must be in the same ratio. Table 6 provides a design aid to adaptation, with suggested standard component values for other frequencies.

For additional information on the active filters and active crossover networks, refer to the data sheet for the OP279, a dual rail-to-rail, high output current, operational amplifier.

RC Component Selection for Various Crossover Frequencies¹

Crossover Frequency (Hz)	R1/C1 (U1A) ² , R5/C3 (U1B) ³
100	160kΩ/0.01μF
200	80.6kΩ/0.01μF
319	49.9kΩ/0.01μF
500	31.6kΩ/0.01μF
1k	16kΩ/0.01μF
2k	8.06kΩ/0.01μF
5k	3.16kΩ/0.01μF
10k	1.6kΩ/0.01μF

¹ Applicable for Filter A = 2.

DIRECT ACCESS ARRANGEMENT FOR TELEPHONE LINE INTERFACE

Figure 46 illustrates a 5V only transmit/receive telephone line interface for 600Ω transmission systems. It allows full duplex transmission of signals on a transformer-coupled 600Ω line in a differential manner. A1 provides gain that can be adjusted to meet the modem output drive requirements. Both A1 and A2 are configured to apply the largest possible signal on a single supply to the transformer. Because of the high output current drive and low dropout voltage of the CBM8531/CBM8532/CBM8534, the largest signal available on a single 5V supply is approximately 4.5V p-p into a 600Ω transmission system. A3 is configured as a difference amplifier for two reasons: it prevents the transmit signal from interfering with the receive signal, and it extracts the receive signal from the transmission line for amplification by A4. The gain of A4 can be adjusted in the same manner as that of A1 to meet the input signal requirements of

 $^{^{2}}$ For Sallen-Key stage U1A: R1 = R2, and C1 = C2, and so on.

 $^{^{3}}$ For multiple feedback stage U1B: R6 = R5, R7 = R5/2, and C4 = 2C3.



the modem. Standard resistor values permit the use of single in-line package (SIP) format resistor arrays.





Figure 46. Single-Supply Direct Access Arrangement for Modems



Package Outline Dimensions


SC70-5



Comple el	Dimensions In Millimeters		Dimensions Inches	
Symbol	Min	Max	Min	Max
A	0.900	1.100	0.035	0.043
A1	0.000	0.100	0.000	0.004
A2	0.900	1.000	0.035	0.039
b	0.150	0.350	0.006	0.014
С	0.080	0.150	0.003	0.006
D	2.000	2.200	0.079	0.087
E	1.150	1.350	0.045	0.053
E1	2.150	2.450	0.085	0.096
е	0.650	TYP	0.02	26TYP
e1	1.200	1.400	0.047	0.055
L	0.525 REF		0.02	1 REF
L1	0.260	0.460	0.010	0.018
θ	0°	8°	0°	8°




SOT23-5



Cumbal	Dimensions In Millimeters		Dimensions Inches	
Symbol	Min	Max	Min	Max
Α	1.050	1.250	0.041	0.049
A 1	0.000	0.100	0.000	0.004
A2	1.050	1.150	0.041	0.045
b	0.300	0.500	0.012	0.020
С	0.100	0.200	0.004	0.008
D	2.820	3.020	0.111	0.119
E	1.500	1.700	0.059	0.067
E1	2.650	2.950	0.104	0.116
е	0.950 BSC		0.037	' BSC
e1	1.800	2.000	0.071	0.079
L	0.300	0.600	0.012	0.024
θ	0°	8°	0°	8°




SOP-8



Symbol	Dimensions In Millimeters		Dimensions Inches	
	Min	Max	Min	Max
Α	1.350	1.750	0.053	0.069
A 1	0.100	0.250	0.004	0.010
A2	1.350	1.550	0.053	0.061
b	0.330	0.510	0.013	0.020
С	0.170	0.250	0.007	0.010
D	4.800	5.000	0.189	0.197
E	5.800	6.200	0.228	0.244
E1	3.800	4.000	0.150	0.157
e	1.270 BSC		0.050) BSC
L	0.400	1.270	0.016	0.050
θ	0°	8°	0°	8°




MSOP-8




Cymalaal	Dimensions In Millimeters		Dimensions Inches	
Symbol	Min	Max	Min	Max
Α	0.820	1.100	0.032	0.043
A 1	0.020	0.150	0.001	0.006
A2	0.750	0.950	0.030	0.037
b	0.250	0.380	0.010	0.015
С	0.090	0.230	0.004	0.009
D	2.900	3.100	0.114	0.122
E	2.900	3.100	0.114	0.122
E1	4.750	5.050	0.187	0.199
е	0.650 BSC		0.026	5 BSC
L	0.400	0.800	0.016	0.031
θ	0°	6°	0°	6°




TSSOP-8










Symbol	Dimensions In Millimeters		Dimensions Inches	
	Min	Max	Min	Max
Α		1.20		0.0039
A 1	0.05	0.15	0.0002	0.0005
b	0.19	0.30	0.0006	0.0010
С	0.09	0.20	0.0003	0.0007
D	2.90	3.10	0.0095	0.0101
E	4.30	4.50	0.0141	0.0148
E1	6.40BSC		0.0210BSC	
е	0.65 BSC		0.002	1 BSC
L	0.45	0.75	0.0015	0.0025
θ	0°	8°	0°	6°


TSSOP-14



Cumbal	Dimensions In Millimeters		Dimensions Inches	
Symbol	Min	Мах	Min	Max
Α		1.200		0.047
A 1	0.050	0.150	0.002	0.006
A2	0.800	1.050	0.031	0.041
b	0.190	0.300	0.007	0.012
С	0.090	0.200	0.004	0.008
D	4.860	5.100	0.191	0.201
E	4.300	4.500	0.169	0.177
E1	6.250	6.550	0.246	0.258
е	0.650 BSC		0.026	5 BSC
L	0.500	0.700	0.020	0.028
Н	0.25 TYP		0.01 TYP	
θ	1°	7°	1°	7°



SOP-14



Cumahal	Dimensions In Millimeters		Dimensions Inches	
Symbol	Min	Max	Min	Max
Α	1.350	1.750	0.053	0.069
A1	0.100	0.250	0.004	0.010
A2	1.350	1.550	0.053	0.061
b	0.310	0.510	0.012	0.020
С	0.100	0.250	0.004	0.010
D	8.450	8.850	0.333	0.348
E	5.800	6.200	0.228	0.244
E1	3.800	4.000	0.150	0.157
е	1.270 BSC		0.050) BSC
L	0.400	1.270	0.016	0.050
θ	0°	8°	0°	8°



Package/Ordering Information

ORDERING NUMBER	TEMPRANGE	PACKAGE	PACKAGE MARKING	TRANSPOT MEDIA,QUANTILY
CBM8531ASC7	-40°C~85°C	SC70-5	C31	Tape and Reel,3000
CBM8531AST5	-40°C~85°C	SOT23-5	T31	Tape and Reel,3000
CBM8531AS8	-40°C~85°C	SOP-8	CBM8531A	Tape and Reel,2500
CBM8531AS8-RL	-40°C~85°C	SOP-8	CBM8531A	Tape and Reel,3000
CBM8531AS8-REEL	-40°C~85°C	SOP-8	CBM8531A	Tape and Reel,4000
CBM8532AS8	-40°C~85°C	SOP-8	CBM8532A	Tape and Reel,2500
CBM8532AS8-RL	-40°C~85°C	SOP-8	CBM8532A	Tape and Reel,3000
CBM8532AS8-REEL	-40°C~85°C	SOP-8	CBM8532A	Tape and Reel,4000
CBM8532AMS8	-40°C~85°C	MSOP-8	A32	Tape and Reel,3000
CBM8532ATS8	-40°C~85°C	TSSOP-8	T32	Tape and Reel,2500
CBM8534AS14	-40°C~85°C	SOP-14	CBM8534AS	Tape and Reel,2500
CBM8534AS14-RL	-40°C~85°C	SOP-14	CBM8534AS	Tape and Reel,3000
CBM8534AS14-REEL	-40°C~85°C	SOP-14	CBM8534AS	Tape and Reel,4000
CBM8534ATS14	-40℃~85℃	TSSOP-14	CBM8534AT	Tape and Reel,2500
CBM8534ATS14-RL	-40℃~85℃	TSSOP-14	CBM8534AT	Tape and Reel,3000
CBM8534ATS14-REEL	-40℃~85℃	TSSOP-14	CBM8534AT	Tape and Reel,4000